This Verilog project implements a Sobel filter for edge detection on Xilinx pynq Z2 FPGA . The project consists of several components working together to perform real-time edge detection on 640x480 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results